Stefano Tommesani

  • Increase font size
  • Default font size
  • Decrease font size
Home Site map
Site map

# | 0-9 |A |B |C |D |E |F |G |H |I |J |K |L |M |N |O |P |Q |R |S |T |U |V |W |X |Y |Z

Results 81 - 100 of 108

Various/Photos
SanPietroburgo/images
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report
82. Budapest
Various/Photos
Budapest
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report
Programming/SIMD
Any computer, whether sequential or parallel, operates by executing instructions on data. A stream of instructions (the algorithm) tells the computer what to do at each step. A stream of data (the input to the algorithm) is affected by these...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
The MMX technology is designed to accelerate multimedia and communications applications by including new instructions and data types that allow applications to achieve a new level of performance. It exploits the parallelism inherent in many...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
The Intel Streaming SIMD Extensions (SSE) comprise a set of extensions to the Intel x86 architecture that is designed to greatly enhance the performance of advanced media and communication applications. In this section the SSE integer...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
The MMX technology supports both saturating and wraparound modes. In wraparound mode, results that overflow or underflow are truncated and only the lower (least significant) bits of the result are returned. In saturation mode, results of an...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
These instructions generate a mask of ones or zeros which can be used by logical operations to select elements within a register: a developer can implement a packed conditional move operation without a set of branch instructions.  ...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
There are several cases where elements of packed data may be required to be repositioned within the packed data, or the elements of two packed data operands may need to be merged. There are cases where either input or the desired output...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
When stored in memory the bytes, words, and doublewords in the packed data types are stored in consecutive addresses, with the least significant byte, word, or doubleword being stored in the lowest address and the more significant bytes, words,...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
90. MMX EMMS
Programming/SIMD
The EMMS instruction empties the MMX state. This instruction must be used to clear the MMX state (i.e. empty the floating-point tag word) at the end of an MMX routine before calling other routines that can execute floating-point instructions. If...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
This section describes example uses of the MMX instruction set to implement basic coding structures. Conditional Select Operating on multiple data operands using a single instruction presents an interesting issue: what happens when a ...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
PAND mm, mm/m64 PANDN mm, mm/m64 POR mm, mm/m64 PXOR mm, mm/m64 The PAND (Bitwise Logical And), PANDN (Bitwise Logical And Not), POR (Bitwise Logical OR), and PXOR (Bitwise Logical Exclusive OR) instructions perform bitwise...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
93. MMX Shift
Programming/SIMD
The logical shift left, logical shift right and arithmetic shift right instructions shift each element by a specified number of bits. The logical left and right shifts also enable a 64-bit quantity (quadword) to be shifted as one block, assisting...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
The MMX instructions are supported by every x86 processor introduced in the market after the venerable Intel Pentium MMX, so it should be fairly safe to assume that the processor that your code is running on has MMX instructions. But checking ...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
The Intel P6 core, introduced with the Pentium Pro processor and used in all current Intel processors, features a RISC-like microarchitecture and an out-of-order execution unit, representing a radical shift from previous designs. The P6's new...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
The following table lists the Instruction Sets supported by each processor. Processor MMX Extended MMX SSE SSE2 3DNow! Intel Pentium Intel Pentium MMX ...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
The following table summarizes the latencies of MMX/iSSE instructions on the Intel Pentium III and Pentium 4 processors, and on the AMD Athlon processor: Instruction Pentium III Pentium 4 AMD Athlon MOVD mm,r32 1...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
The recent arrival of the Intel Pentium 4 processor has generated the usual flurry of benchmarks and comments, most of them emphasizing that current software does not fully exploit the power of this new architecture (click here for an overview...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
The forthcoming Intel Pentium 4 processor (code-named Willamette) will feature a new set of SIMD instructions that improve the capabilities of both the MMX and SSE instruction sets. The key benefits of SSE2 are that MMX instructions can work...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...
Programming/SIMD
Data referenced by a program can have temporal (data will be used again) or spatial (data will be in adjacent locations, such as the same cache line) locality, but some multimedia data types are referenced once and not reused in the immediate...
Tuesday, 30 November 1999 | Print | PDF |  E-mail | Report | More...

Page 5 of 6


Powered by AlphaContent 4.0.18 © 2005-2017 - All rights reserved
View Stefano Tommesani's profile on LinkedIn

Latest Articles

Castle on the hill of crappy audio quality 19 March 2017, 01.53 Audio
Castle on the hill of crappy audio quality
As the yearly dynamic range day is close (March 31st), let's have a look at one of the biggest audio massacres of the year, Ed Sheeran's "Castle on the hill". First time I heard the song, I thought my headphones just got
Necessary evil: testing private methods 29 January 2017, 21.41 Testing
Necessary evil: testing private methods
Some might say that testing private methods should be avoided because it means not testing the contract, that is the interface implemented by the class, but the internal implementation of the class itself. Still, not all
I am right and you are wrong 28 December 2016, 14.23 Web
I am right and you are wrong
Have you ever convinced anyone that disagreed with you about a deeply held belief? Better yet, have you changed your mind lately on an important topic after discussing with someone else that did not share your point of
How Commercial Insight changes R&D 06 November 2016, 01.21 Web
How Commercial Insight changes R&D
The CEB's Commercial Insight is based on three pillars: Be credible/relevant – Demonstrate an understanding of the customer’s world, substantiating claims with real-world evidence. Be frame-breaking – Disrupt the
Windows Forms smells funny, but... 07 April 2016, 15.38 Software
Windows Forms smells funny, but...
In the "2016 .NET Community Report" just released by Telerik, the answers to the question "What technology would you choose if building for Windows Desktop?" were as follows: So roughly half of new desktop developments would

Translate